CA2022259A1 - Method and apparatus for controlling initiation of bootstrap loading - Google Patents
Method and apparatus for controlling initiation of bootstrap loadingInfo
- Publication number
- CA2022259A1 CA2022259A1 CA2022259A CA2022259A CA2022259A1 CA 2022259 A1 CA2022259 A1 CA 2022259A1 CA 2022259 A CA2022259 A CA 2022259A CA 2022259 A CA2022259 A CA 2022259A CA 2022259 A1 CA2022259 A1 CA 2022259A1
- Authority
- CA
- Canada
- Prior art keywords
- bootstrap loading
- zones
- zone
- computing
- osr
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1629—Error detection by comparing the output of redundant processing systems
- G06F11/1633—Error detection by comparing the output of redundant processing systems using mutual exchange of the output between the redundant processing components
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1604—Error detection or correction of the data by redundancy in hardware where the fault affects the clock signals of a processing unit and the redundancy is at or within the level of clock signal generation hardware
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1629—Error detection by comparing the output of redundant processing systems
- G06F11/165—Error detection by comparing the output of redundant processing systems with continued operation after detection of the error
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1658—Data re-synchronization of a redundant component, or initial sync of replacement, additional or spare unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1666—Error detection or correction of the data by redundancy in hardware where the redundant component is memory or memory area
- G06F11/167—Error detection by comparing the memory output
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
- G06F11/1679—Temporal synchronisation or re-synchronisation of redundant processing components at clock signal level
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/177—Initialisation or configuration control
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/4401—Bootstrapping
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
- G06F11/1405—Saving, restoring, recovering or retrying at machine instruction level
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1608—Error detection by comparing the output signals of redundant hardware
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1608—Error detection by comparing the output signals of redundant hardware
- G06F11/1616—Error detection by comparing the output signals of redundant hardware where the redundant component is an I/O device or an adapter therefor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
- G06F2201/845—Systems in which the redundancy can be transformed in increased performance
Abstract
ABSTRACT
Method and apparatus for controlling initiating of bootstrap loading in a computer system having first and second discrete computing zones is disclosed. Each computing zone includes a status register for storing an operating system run (OSR) bit indicating that the zone has initiated bootstrap loading. A cable connects the computing zones to allow the first and second zones to read the status registers in the second and first zones, respectively. A CPU in each zone only enables initiation of bootstrap loading if the OSR bit in the other zone is not set.
Method and apparatus for controlling initiating of bootstrap loading in a computer system having first and second discrete computing zones is disclosed. Each computing zone includes a status register for storing an operating system run (OSR) bit indicating that the zone has initiated bootstrap loading. A cable connects the computing zones to allow the first and second zones to read the status registers in the second and first zones, respectively. A CPU in each zone only enables initiation of bootstrap loading if the OSR bit in the other zone is not set.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/388,090 US5068780A (en) | 1989-08-01 | 1989-08-01 | Method and apparatus for controlling initiation of bootstrap loading of an operating system in a computer system having first and second discrete computing zones |
US07/388,090 | 1989-08-01 |
Publications (2)
Publication Number | Publication Date |
---|---|
CA2022259A1 true CA2022259A1 (en) | 1991-02-02 |
CA2022259C CA2022259C (en) | 1994-03-22 |
Family
ID=23532639
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA002022259A Expired - Fee Related CA2022259C (en) | 1989-08-01 | 1990-07-30 | Method and apparatus for controlling initiation of bootstrap loading |
Country Status (4)
Country | Link |
---|---|
US (1) | US5068780A (en) |
EP (1) | EP0415548A3 (en) |
JP (1) | JPH03182938A (en) |
CA (1) | CA2022259C (en) |
Families Citing this family (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3275261B2 (en) * | 1990-03-09 | 2002-04-15 | セイコーエプソン株式会社 | Information processing device |
DE69130667T2 (en) * | 1990-12-06 | 1999-05-06 | Tandberg Data | Data storage system with removable media for loading a control program from the removable media |
JP2986299B2 (en) * | 1992-04-15 | 1999-12-06 | インターナショナル・ビジネス・マシーンズ・コーポレイション | Peripheral device connection detection system |
FR2692696A1 (en) * | 1992-06-19 | 1993-12-24 | Sgs Thomson Microelectronics | Method for loading a program into a program memory associated with a processor. |
US5361358A (en) * | 1992-08-07 | 1994-11-01 | International Business Machines Corporation | System and method for installing program code for operation from multiple bootable operating systems |
US5448716A (en) * | 1992-10-30 | 1995-09-05 | International Business Machines Corporation | Apparatus and method for booting a multiple processor system having a global/local memory architecture |
US5588112A (en) * | 1992-12-30 | 1996-12-24 | Digital Equipment Corporation | DMA controller for memory scrubbing |
US5539345A (en) * | 1992-12-30 | 1996-07-23 | Digital Equipment Corporation | Phase detector apparatus |
JP2812189B2 (en) * | 1994-02-10 | 1998-10-22 | 日本電気株式会社 | How to download the program |
US6381694B1 (en) * | 1994-02-18 | 2002-04-30 | Apple Computer, Inc. | System for automatic recovery from software problems that cause computer failure |
US5652886A (en) * | 1994-10-03 | 1997-07-29 | United Technologies Corporation | System for loading a boot program into an initially blank programmable memory of a microprocessor using state machine and serial bus |
US5568641A (en) * | 1995-01-18 | 1996-10-22 | Hewlett-Packard Company | Powerfail durable flash EEPROM upgrade |
US5754863A (en) * | 1995-01-20 | 1998-05-19 | Redcom Laboratories, Inc. | System for downloading program code to a microprocessor operative as a slave to a master microprocessor |
JP2830857B2 (en) * | 1996-09-09 | 1998-12-02 | 三菱電機株式会社 | Data storage system and data storage management method |
US5815571A (en) * | 1996-10-28 | 1998-09-29 | Finley; Phillip Scott | Computer system with secured data paths and method of protection |
US8312529B2 (en) | 1996-11-29 | 2012-11-13 | Ellis Frampton E | Global network computers |
US7805756B2 (en) | 1996-11-29 | 2010-09-28 | Frampton E Ellis | Microchips with inner firewalls, faraday cages, and/or photovoltaic cells |
US8225003B2 (en) | 1996-11-29 | 2012-07-17 | Ellis Iii Frampton E | Computers and microchips with a portion protected by an internal hardware firewall |
US7634529B2 (en) | 1996-11-29 | 2009-12-15 | Ellis Iii Frampton E | Personal and server computers having microchips with multiple processing units and internal firewalls |
US7926097B2 (en) | 1996-11-29 | 2011-04-12 | Ellis Iii Frampton E | Computer or microchip protected from the internet by internal hardware |
US7506020B2 (en) | 1996-11-29 | 2009-03-17 | Frampton E Ellis | Global network computers |
US20050180095A1 (en) | 1996-11-29 | 2005-08-18 | Ellis Frampton E. | Global network computers |
US6167428A (en) | 1996-11-29 | 2000-12-26 | Ellis; Frampton E. | Personal computer microprocessor firewalls for internet distributed processing |
US6725250B1 (en) * | 1996-11-29 | 2004-04-20 | Ellis, Iii Frampton E. | Global network computers |
US5983371A (en) * | 1997-07-11 | 1999-11-09 | Marathon Technologies Corporation | Active failure detection |
US7096358B2 (en) * | 1998-05-07 | 2006-08-22 | Maz Technologies, Inc. | Encrypting file system |
US6973517B1 (en) | 2000-08-31 | 2005-12-06 | Hewlett-Packard Development Company, L.P. | Partition formation using microprocessors in a multiprocessor computer system |
US6810478B1 (en) | 2000-12-12 | 2004-10-26 | International Business Machines Corporation | System for remote booting of muntliple operating systems using chained bootstrap mechanism in a network |
KR100421953B1 (en) * | 2001-07-25 | 2004-03-12 | 엘지전자 주식회사 | Apparatus and method for sharing bootup program among control units in distributed transmission system |
US7089413B2 (en) * | 2003-03-05 | 2006-08-08 | Hewlett-Packard Development Company, L.P. | Dynamic computer system reset architecture |
US7356680B2 (en) * | 2005-01-22 | 2008-04-08 | Telefonaktiebolaget L M Ericsson (Publ) | Method of loading information into a slave processor in a multi-processor system using an operating-system-friendly boot loader |
KR100729205B1 (en) * | 2005-12-12 | 2007-06-19 | 삼성전자주식회사 | Apparatus and method for automatic boot error recovery in convergence terminal |
US8125796B2 (en) | 2007-11-21 | 2012-02-28 | Frampton E. Ellis | Devices with faraday cages and internal flexibility sipes |
US8429735B2 (en) | 2010-01-26 | 2013-04-23 | Frampton E. Ellis | Method of using one or more secure private networks to actively configure the hardware of a computer or microchip |
KR20140099016A (en) * | 2013-02-01 | 2014-08-11 | 삼성전자주식회사 | Eletronic device and booting method thereof |
EP4002122A1 (en) * | 2020-11-16 | 2022-05-25 | Valeo Comfort and Driving Assistance | Vehicle network for managing a boot integrity failure |
Family Cites Families (64)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
AT285689B (en) * | 1968-03-29 | 1970-11-10 | Siemens Ag | Centrally controlled switching system for telecommunications, in particular telephone technology |
US3665173A (en) * | 1968-09-03 | 1972-05-23 | Ibm | Triple modular redundancy/sparing |
US3864670A (en) * | 1970-09-30 | 1975-02-04 | Yokogawa Electric Works Ltd | Dual computer system with signal exchange system |
SE347826B (en) * | 1970-11-20 | 1972-08-14 | Ericsson Telefon Ab L M | |
FR2182259A5 (en) * | 1972-04-24 | 1973-12-07 | Cii | |
US3898621A (en) * | 1973-04-06 | 1975-08-05 | Gte Automatic Electric Lab Inc | Data processor system diagnostic arrangement |
US4099241A (en) * | 1973-10-30 | 1978-07-04 | Telefonaktiebolaget L M Ericsson | Apparatus for facilitating a cooperation between an executive computer and a reserve computer |
US4031372A (en) * | 1973-11-06 | 1977-06-21 | Westinghouse Electric Corporation | System for manually or automatically transferring control between computers without power generation disturbance in an electric power plant or steam turbine operated by a multiple computer control system |
CH623669A5 (en) * | 1973-11-14 | 1981-06-15 | Agie Ag Ind Elektronik | |
US3873819A (en) * | 1973-12-10 | 1975-03-25 | Honeywell Inf Systems | Apparatus and method for fault-condition signal processing |
IT1014277B (en) * | 1974-06-03 | 1977-04-20 | Cselt Centro Studi Lab Telecom | CONTROL SYSTEM OF PROCESS COMPUTERS OPERATING IN PARALLEL |
US4313160A (en) * | 1976-08-17 | 1982-01-26 | Computer Automation, Inc. | Distributed input/output controller system |
US4228496A (en) * | 1976-09-07 | 1980-10-14 | Tandem Computers Incorporated | Multiprocessor system |
US4099234A (en) * | 1976-11-15 | 1978-07-04 | Honeywell Information Systems Inc. | Input/output processing system utilizing locked processors |
SE397013B (en) * | 1976-12-17 | 1977-10-10 | Ellemtel Utvecklings Ab | METHOD AND DEVICE FOR TRANSFERRING DATA INFORMATION TO TWO PARALLEL WORKING COMPUTER PARTS |
US4358823A (en) * | 1977-03-25 | 1982-11-09 | Trw, Inc. | Double redundant processor |
US4141066A (en) * | 1977-09-13 | 1979-02-20 | Honeywell Inc. | Process control system with backup process controller |
US4153318A (en) * | 1977-10-17 | 1979-05-08 | Square D Company | Bus stab for panelboard assembly |
JPS6016664B2 (en) * | 1977-10-28 | 1985-04-26 | 豊田工機株式会社 | data transfer device |
US4403282A (en) * | 1978-01-23 | 1983-09-06 | Data General Corporation | Data processing system using a high speed data channel for providing direct memory access for block data transfers |
DE2813383A1 (en) * | 1978-03-28 | 1979-10-11 | Siemens Ag | DATA TRANSMITTING/RECEIVING EQUIPMENT WITH PARALLEL/SERIAL AND SERIAL/PARALLEL CHARACTER CONVERSION, IN PARTICULAR FOR DATA EXCHANGE BETWEEN COMMUNICATING DATA PROCESSING SYSTEMS |
GB2019622B (en) * | 1978-04-14 | 1982-04-07 | Lucas Industries Ltd | Digital computing apparatus |
US4200226A (en) * | 1978-07-12 | 1980-04-29 | Euteco S.P.A. | Parallel multiprocessing system for an industrial plant |
US4270168A (en) * | 1978-08-31 | 1981-05-26 | United Technologies Corporation | Selective disablement in fail-operational, fail-safe multi-computer control system |
US4268902A (en) * | 1978-10-23 | 1981-05-19 | International Business Machines Corporation | Maintenance interface for a service processor-central processing unit computer system |
US4495571A (en) * | 1979-01-31 | 1985-01-22 | Honeywell Information Systems Inc. | Data processing system having synchronous bus wait/retry cycle |
US4245344A (en) * | 1979-04-02 | 1981-01-13 | Rockwell International Corporation | Processing system with dual buses |
US4253147A (en) * | 1979-04-09 | 1981-02-24 | Rockwell International Corporation | Memory unit with pipelined cycle of operations |
US4377843A (en) * | 1979-04-19 | 1983-03-22 | Wescom Switching, Inc. | Data distribution interface |
DE2920994A1 (en) * | 1979-05-23 | 1980-11-27 | Siemens Ag | DATA SEND / RECEIVER DEVICE WITH PARALLEL / SERIAL AND SERIAL / PARALLEL CHARACTERS CONVERSION, IN PARTICULAR FOR DATA EXCHANGE BETWEEN COMMUNICATING DATA PROCESSING SYSTEMS |
DE2926292A1 (en) * | 1979-06-29 | 1981-01-08 | Harnischfeger Gmbh | PARTICULARLY MOBILE TELESCOPIC BOOM CRANE |
US4428044A (en) * | 1979-09-20 | 1984-01-24 | Bell Telephone Laboratories, Incorporated | Peripheral unit controller |
US4363125A (en) * | 1979-12-26 | 1982-12-07 | International Business Machines Corporation | Memory readback check method and apparatus |
US4430704A (en) * | 1980-01-21 | 1984-02-07 | The United States Of America As Represented By The Secretary Of The Navy | Programmable bootstrap loading system |
DE3003291C2 (en) * | 1980-01-30 | 1983-02-24 | Siemens AG, 1000 Berlin und 8000 München | Two-channel data processing arrangement for railway safety purposes |
US4321666A (en) * | 1980-02-05 | 1982-03-23 | The Bendix Corporation | Fault handler for a multiple computer system |
FR2477809B1 (en) * | 1980-03-10 | 1987-08-21 | Jeumont Schneider | SYSTEM FOR FAST TRANSMISSION OF MESSAGES BETWEEN COMPUTERS |
US4365293A (en) * | 1980-03-28 | 1982-12-21 | Pitney Bowes Inc. | Serial communications bus for remote terminals |
US4371754A (en) * | 1980-11-19 | 1983-02-01 | Rockwell International Corporation | Automatic fault recovery system for a multiple processor telecommunications switching control |
US4418343A (en) * | 1981-02-19 | 1983-11-29 | Honeywell Information Systems Inc. | CRT Refresh memory system |
US4424565A (en) * | 1981-06-22 | 1984-01-03 | Bell Telephone Laboratories, Incorporated | Channel interface circuit with high speed data message header field translation and direct memory access |
US4398270A (en) * | 1981-09-09 | 1983-08-09 | Mostek Corporation | Self-loading bootstrap circuit |
US4597084A (en) * | 1981-10-01 | 1986-06-24 | Stratus Computer, Inc. | Computer memory apparatus |
US4453215A (en) * | 1981-10-01 | 1984-06-05 | Stratus Computer, Inc. | Central processing apparatus for fault-tolerant computing |
JPS5892025A (en) * | 1981-11-26 | 1983-06-01 | Hitachi Ltd | Data processing system |
IT1151351B (en) * | 1982-01-19 | 1986-12-17 | Italtel Spa | CIRCUIT PROVISION SUITABLE TO CARRY OUT THE EXCHANGE OF DATA BETWEEN A COUPLE OF OPERATING PROCESSORS ACCORDING TO THE MASTER-SLAVE PRINCIPLE |
US4541094A (en) * | 1983-03-21 | 1985-09-10 | Sequoia Systems, Inc. | Self-checking computer circuitry |
US4602327A (en) * | 1983-07-28 | 1986-07-22 | Motorola, Inc. | Bus master capable of relinquishing bus on request and retrying bus cycle |
DE3328405A1 (en) * | 1983-08-05 | 1985-02-21 | Siemens AG, 1000 Berlin und 8000 München | Control elements of a fault-tolerant multicomputer system |
US4590557A (en) * | 1983-09-12 | 1986-05-20 | Pitney Bowes Inc. | Method and apparatus for controlling software configurations in data processing systems |
US4610013A (en) * | 1983-11-08 | 1986-09-02 | Avco Corporation | Remote multiplexer terminal with redundant central processor units |
US4569017A (en) * | 1983-12-22 | 1986-02-04 | Gte Automatic Electric Incorporated | Duplex central processing unit synchronization circuit |
EP0148297B1 (en) * | 1984-01-09 | 1993-12-15 | Hitachi, Ltd. | Synchronous decentralized processing system |
US4589066A (en) * | 1984-05-31 | 1986-05-13 | General Electric Company | Fault tolerant, frame synchronization for multiple processor systems |
US4823256A (en) * | 1984-06-22 | 1989-04-18 | American Telephone And Telegraph Company, At&T Bell Laboratories | Reconfigurable dual processor system |
US4672613A (en) * | 1985-11-01 | 1987-06-09 | Cipher Data Products, Inc. | System for transferring digital data between a host device and a recording medium |
US4751702A (en) * | 1986-02-10 | 1988-06-14 | International Business Machines Corporation | Improving availability of a restartable staged storage data base system that uses logging facilities |
JP2605271B2 (en) * | 1987-02-10 | 1997-04-30 | ソニー株式会社 | Error correction and checking device |
JPH0690682B2 (en) * | 1987-02-28 | 1994-11-14 | 日本電気株式会社 | Fault processing method of multiprocessor system |
EP0306211A3 (en) * | 1987-09-04 | 1990-09-26 | Digital Equipment Corporation | Synchronized twin computer system |
US4916704A (en) * | 1987-09-04 | 1990-04-10 | Digital Equipment Corporation | Interface of non-fault tolerant components to fault tolerant system |
CA1320276C (en) * | 1987-09-04 | 1993-07-13 | William F. Bruckert | Dual rail processors with error checking on i/o reads |
US4907228A (en) * | 1987-09-04 | 1990-03-06 | Digital Equipment Corporation | Dual-rail processor with error checking at single rail interfaces |
EP0306244B1 (en) * | 1987-09-04 | 1995-06-21 | Digital Equipment Corporation | Fault tolerant computer system with fault isolation |
-
1989
- 1989-08-01 US US07/388,090 patent/US5068780A/en not_active Expired - Lifetime
-
1990
- 1990-07-20 EP EP19900308005 patent/EP0415548A3/en not_active Withdrawn
- 1990-07-30 CA CA002022259A patent/CA2022259C/en not_active Expired - Fee Related
- 1990-07-31 JP JP2203798A patent/JPH03182938A/en active Pending
Also Published As
Publication number | Publication date |
---|---|
EP0415548A3 (en) | 1992-03-18 |
US5068780A (en) | 1991-11-26 |
EP0415548A2 (en) | 1991-03-06 |
JPH03182938A (en) | 1991-08-08 |
CA2022259C (en) | 1994-03-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2022259A1 (en) | Method and apparatus for controlling initiation of bootstrap loading | |
IE851575L (en) | Data processor having dynamic bus sizing | |
WO1985002039A2 (en) | Microcomputer | |
EP0213843A3 (en) | Digital processor control | |
ES8303743A1 (en) | Data processing system for parallel processing. | |
EP0326671A3 (en) | A computer system and a method of monitoring transient data structures of a computer system | |
JPS6436336A (en) | Calculator system | |
CA2009555A1 (en) | Virtual computer system having improved input/output interrupt control | |
EP0377994A3 (en) | Apparatus for performing floating point arithmetic operations | |
JPS54127653A (en) | Data processor | |
WO1997036227A3 (en) | Method and computer system for processing a set of data elements on a sequential processor | |
EP0378415A3 (en) | Multiple instruction dispatch mechanism | |
EP0628907A3 (en) | Method of running on a computer system an application not designed to run on the computer system. | |
EP0130381A3 (en) | Mechanism for implementing one machine cycle executable branch-on-any-bit-in-any-register instructions in a primitive instruction set computing system | |
CA2007004A1 (en) | Multiprocessor controller having shared control store | |
DE3277424D1 (en) | Coupler for processors | |
JPS57164343A (en) | Check point save system | |
JPS57113144A (en) | Stored program computer | |
JPS5489455A (en) | Control system | |
CA2025657A1 (en) | Method and apparatus for preventing bus contention problems between two processors | |
JPS649561A (en) | Computer | |
EP0313817A3 (en) | Method and apparatus for explicitly evaluating conditions in a data processor | |
EP0138045A3 (en) | Apparatus and method for synchronization of peripheral devices via bus cycle alteration in a microprocessor implemented data processing system | |
EP0282969A3 (en) | Computer system having byte sequence conversion mechanism | |
JPS51131235A (en) | Electronic register |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EEER | Examination request | ||
MKLA | Lapsed |